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Atomic layer doping of phosphorus (P) and arsenic (As) into Si 
was performed using the vapor phase doping (VPD) technique. For 
increasing deposition time and precursor gas flow rate, the P and 
As doses tend to saturate at about 0.8 and 1.0 monolayer of Si, 
respectively. Therefore, these processes are self-limited in both 
cases. When a Si cap layer is grown on the P-covered Si(001), high 




 at the heterointerface in the Si-
cap/P/Si-substrate layer stacks is achieved. Due to As desorption 
and segregation toward the Si surface during the temperature ramp 
up and during the Si-cap growth, the As concentration at the 
heterointerface in the Si-cap/As/Si-substrate layer stacks was lower 
compared to the P case. These results allowed us to evaluate the 
feasibility of the VPD process to fabricate precisely controlled 
doping profiles. 
Introduction 
     Atomically-controlled processing and delta doping technology are required for 
advanced Si electronic devices such as heterojunction bipolar transistors and 
complementary metal-oxide-semiconductor field effect transistors (MOSFETs) with ultra 
shallow junctions (USJs). So far, low energy ion implantation has been widely used in 
order to fabricate shallow source/drain regions. However, there are several issues such as 
implantation damages and channeling effect related to this method. Additionally, the 
fabrication of USJs for the source/drain regions with conformal doping in three-
dimensional FETs such as FinFETs leads to additional challenges coming from the 
shadowing effect by the ion implantation. Therefore, atomic layer deposition (ALD) 
techniques such as atomic layer epitaxy (ALE) and vapor phase doping (VPD) as 
alternative techniques are currently being considered in the CMOS process flow [1,2].  
     In these ALD approaches, the dopant atoms are deposited on the Si surface through 
the thermal decomposition of gaseous precursors such as diborane (B2H6), phosphine 
(PH3) and arsine (AsH3) in a standard chemical vapor deposition (CVD) reactor or gas 
source molecular beam epitaxy system. Subsequently, they are diffused into the substrate 
by a drive-in anneal [3] or by epitaxial incorporation under one or more successive 
monolayers (MLs) of epitaxial Si for the dopant activation. Because the deposition 
follows the device topography [1,2], these ALD techniques are expected to lead in a 
natural way to fully conformal junctions, precisely controlled doping process and sharp 
doping profile without any damages.  
     It is known that the VPD process with phosphorus (P) as n-type dopant on Si or SiGe 
surface shows a self-limited reaction, but not VPD with boron (B), at given conditions 
[4~6]. On the other hand, the behavior of arsenic (As) has to be clarified. Because the 
diffusion coefficient of As in Si is lower than that of P [7], it will be useful to fabricate 
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USJs with As for the source/drain regions in MOSFETs. Therefore, in the present work, 
we performed VPD with P and As at various growth conditions by atmospheric pressure 
CVD and we studied the amount of as-deposited dopant atoms as function of doping 
parameters. In this work, the doped structures did not receive any additional thermal 
anneal.  
Experimental Details 
     The VPD process was performed on blanket 200 mm Si(001) wafers in a standard 
horizontal cold wall, load-locked, ASM Epsilon
TM
 2000 reactor. After loading into the 
reactor, the wafer received a bake at high temperature of 1050
o
C to remove the native 
oxide. Then a 50 nm-thick Si buffer layer was grown at 650
o
C using SiH4 at reduced 
pressure. Subsequently, the wafer was cooled down to the dopant gas exposure 
temperature in H2 ambient. The VPD was performed at 400~600
o
C at atmospheric 
pressure by using PH3 and AsH3 0.1% diluted in H2. The PH3 or AsH3 flow was 50 ~ 200 
standard cubic centimeters per minutes (sccm) during 0.1~100 minutes. Hydrogen or 
nitrogen was used as a carrier gas during the VPD step. After the VPD step, a Si cap was 
eventually deposited on the dopant-covered Si at 650
o
C in H2 ambient or at 575
o
C in N2
ambient using SiH4 at reduced total pressure. SiH4 partial pressure for the Si cap ranges 
from 70 to 79 Pa. The total dose and concentration were determined respectively by 
angle-resolved X-ray photoemission spectroscopy (XPS) for P or As/Si-substrate 
structures and secondary ion mass spectroscopy (SIMS) for Si-cap/P or As/Si-substrate 
structures.  
Results and Discussion 
     The dependence of the P and As dose, as measured by XPS, on the dopant flow and 
the exposure time in P and As/Si structures are shown in Figs. 1 and 2. In the case of 
VPD with PH3 50 sccm and H2 as carrier gas at 400
o
C, no P atom on the Si surface could 
be detected by XPS, even with an exposure time of 100 min. When N2 is used as carrier 
gas at 400
o
C with PH3 50 sccm, P atoms could neither be detected by XPS after 1, 3 or 10 
min of exposure to PH3. However, after 100 min, the P dose on the Si surface was 




 which is equal to 0.3 monolayer (ML), where 1.0 ML is 




 on Si(001), as shown in Fig. 
1(a). In the case of VPD temperature of 600
o
C and PH3 flow of 50 sccm in N2 as carrier 
gas, the P dose tends to immediately saturate at about 0.8 ML when the exposure time is 
increased. We have confirmed the reproducibility of this value in two batches as shown 
in Fig. 1(a). The process is thus self-limited under the chosen conditions. As shown in Fig. 
1(b), when the PH3 flow is increased at 600
o
C for fixed exposure time, the amount of P 
atoms adsorbed on the Si surface is increased and saturates at about 0.8 ML at a certain 
exposure time.  
     The variations in the P dose can be explained as follows. In the case of VPD at 400
o
C
with H2 as carrier gas, because the Si surface cools down to 400
o
C in H2 after the growth 
of the Si buffer layer at 650
o
C and because H2 is used as carrier gas during the VPD step, 
the Si surface is passivated by hydrogen. It was reported that PH3 dissociatively adsorbs 
on the Si surface and consumes four available surface sites for the adsorption of one P 
atom and three H atoms below 400
o
C [8]. Additionally, it was also reported that H 
desorption from the Si surface starts at 400 ~ 450
o
C [9,10]. Therefore, there is no 
available site for the PH3 molecules to dissociatively adsorb at 400°C, which means that 
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PH3 adsorption is suppressed due to the passivation of the Si surface by hydrogen. For 
VPD at 400
o
C with N2 as carrier gas, the amount of available sites for the PH3 adsorption 
on the Si surface increases relatively compared to the case of H2 as carrier gas. However, 
the P dose on the Si surface is very low because there are not sufficient available sites for 
the PH3 adsorption. In contrast, for VPD at 600
o
C with N2 as carrier gas, many adsorption 
sites for PH3 are available because most of the H atoms are desorbed from the Si surface 
above 580
o
C [10]. As a result, the P dose of about 0.8 ML can be achieved, as shown in 
Fig. 1. 
     So far, systematic studies about the self-limited behavior of P on Si(001) at various 
conditions have been reported by Murota group [4,5,11]. The P dose tends to saturate at 




C and low pressure 
conditions using a PH3/He gas mixture. In their case, the PH3 partial pressure was 0.26 ~ 
0.35 Pa at low total pressure. In contrast, our PH3 partial pressure is in the range 0.34 ~ 
1.33 Pa under atmospheric total pressure. Although the PH3 partial pressure in this work 
is higher than in their case, the P dose in Refs. [4,5,11] is about 2 ~ 3 times higher than in 
our case. These results strongly suggest that the amount of P dose is influenced by the 
partial pressure of H2.
     In the case of VPD with AsH3 in N2 as carrier gas at 600
o
C with an exposure time 
ranging from 0.1 ~ 100 min, although As atoms could not be detected by XPS after 0.1 
min of exposure to AsH3, the As dose also tends to saturate at about 1.0 ML with 
increasing exposure time and flow rate of AsH3, as shown in Figs. 2(a) and 2(b). In this 
case, the process is also self-limited under the chosen conditions. In both cases, atomic 
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Figure 1. Total P dose in P/Si-substrate structures as function of (a) the PH3 exposure 
time with fixed PH3 flow of 50 sccm and (b) PH3 flow rate at 600
o
C as measured by 




. Each symbol indicates the 
VPD process conditions, ? for 1st batch and × for 2nd batch: VPD at 600oC, U: VPD at 
400
o
C in Fig. 1(a) and V: VPD for 1 min, ?: VPD for 10 min in Fig. 1(b). The dotted 
line shows the level of 1 ML Si.   
1 ML 
U: 50 sccm, 400oC in N2
?, ×: 50 sccm, 600oC in N2
V: 1 min, 600oC in N2
?: 10 min, 600oC in N2
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Figure 2. Total As dose in As/Si-substrate structures as function of (a) the AsH3 exposure 
time with fixed AsH3 flow of 50 sccm and (b) AsH3 flow rate for 1 min as measured by 




. The VPD process was 
performed at 600
o
C under atmospheric pressure. The dotted line shows the level of 1 ML 
Si.
     In the VPD technique, as mentioned above, one possible way to activate the dopants is 
to epitaxially incorporate them under successive MLs of Si. Therefore, we have 
investigated the Si growth rate (GR) [nm/min] on P- or As-covered Si and the behavior of 
P and As atoms during the Si-cap/P/Si-substrate or Si-cap/As/Si-substrate layer stacks 
growth. Figure 3 shows the Si GR on P- or As-covered Si-surface as function of the SiH4
deposition time after the VPD step using a 10 min PH3 or AsH3 flow of 50 sccm. As 
mentioned above, the Si surface is covered by a 0.8 ML P or 1.0 ML As atoms 
respectively after the VPD step. As reference, a Si layer was grown on SiGe buffer at 
575
o
C and reduced pressure using N2 as carrier gas. We obtained 3.2 nm/min for the pure 
Si GR on SiGe by spectroscopic ellipsometry measurements [12]. When the deposition 
starts on the P- or As-covered Si-surface, the Si GR is significantly reduced during the 
initial growth stage. It was reported that during in-situ doping processes, the surface 
potential of the P- or As-covered Si could be more negative than that of pure Si surface 





 bonds. This indicates that incident SiH4 molecules are repelled by 
the P- or As-covered Si surface with negative surface potential, resulting in a depression 
of the Si GR. When the deposition time for the Si-cap growth is increased, the Si GR on 
P- or As-covered Si surface approaches the pure Si GR. This is because the P or As 
surface concentration decreases and the negative surface potential generated by P or As 
atoms on the Si surface simultaneously decreases as the Si-cap growth occurs. However, 
it should be noticed that the Si GR on P- or As-covered Si-surface never reaches the pure 
Si GR in this deposition time range. This result might be related to a memory effect: 
auto-doping from residual P or As inside the reactor or high surface concentration of P or 
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there is a difference in the Si GR between P-covered Si and As-covered Si, which will be 
discussed here below. 
Figure 3. Si growth rate on SiGe and n-type dopant covered Si-surface. The different 
symbols relate to the growth of Si on different surfaces; ?: Si growth on SiGe, ?: Si 
growth on P/Si-surface, and ?: Si growth on As/Si-surface. 
     Figure 4(a) shows the P concentration profile of the Si-cap/P/Si-substrate layer stacks 
grown with different parameters, as obtained by SIMS. The Si surface is exposed here to 
a PH3 flow of 50 sccm during 10 min. The Si-cap which is grown from SiH4 has a typical 
thickness of about 50 nm. The expected P concentration peaks are observed in the SIMS 
measurement for each of the studied conditions. We observed an increase of the dopant 
concentration when the PH3 exposure temperature was increased, while the P 
concentration decreased by increasing the Si cap growth temperature. The total P dose, as 
estimated from SIMS measurements (Fig. 4(b)), is lower when the Si-cap is present 
compared to the initial P dose obtained from the XPS data. It is well known that the 
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C. The Si-cap is denoted by cSi. The solid 
line shows the level of 1 ML of Si in Fig. 4(b). 
     




C)/Si-substrate layer stack, the total 




 for the initial P dose on the Si surface, as 




 for the P dose in the Si-cap/P/Si-substrate layer 




C)/Si-substrate layer stack, the 




 by SIMS, which is one order of magnitude 
lower than the initial P dose. Obviously, P desorption occurred during the ramping up to 










stack was achieved even after the Si-cap growth. Additionally, it was observed that P 
atoms segregate toward the Si surface during the Si-cap growth. The P concentration near 








, which explains why the Si 
GR on P-covered Si does not reach the pure Si GR.  
     Figure 5(a) shows the SIMS result for the As concentration profiles of the Si-
cap/As/Si-substrate layer stacks grown under similar growth conditions as for the Si-
cap/P/Si-substrate case. Concerning the dopant concentration, similar trends as for the Si-
cap/P/Si-substrate structures were observed. In contrast, the As distribution shows a 
completely different behavior, compared to the Si-cap/P/Si-substrate case. The As peak 




C)/Si-substrate layer stack. 
Additionally, the As atoms strongly segregate toward the Si surface during the Si-cap 





is also the reason why the Si GR on As-covered Si does not reach the pure Si GR. Figure 
5(b) shows the total As dose in the Si-cap/As/Si-substrate layer stacks as estimated from 




C)/Si-substrate layer stack, 








 after the Si-cap growth. Compared to the P case, As atoms easily desorb during the 
temperature ramp up for the Si-cap growth.  
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     Desorption and segregation during the ramping up of the substrate temperature and the 
Si-cap growth after the VPD step are found to be another emerging problems for n-type 
doping into Si. However, these problems can be solved by choosing appropriate growth 
conditions and introducing more reactive Si precursor gas at low temperature such as 
trisilane (Si3H8) [18]. Because the deposition temperature for Si-cap layer can be reduced 
by using Si3H8, it would result in the suppression of the dopant desorption and 
segregation during the ramping up of the substrate temperature and the Si-cap growth. As 
an alternative way for the fabrication of FinFETs with conformal USJs, a thin SiO2 layer 
grown at low temperature instead of the Si-cap would be also useful to protect the As or 
P atomic layer from desorption during the drive-in anneal for the dopant activation [3]. 
Conclusion 
     We have performed n-type doping of Si with P and As by using the VPD technique. In 
both cases, we have confirmed atomic P and As layer doping with self-limiting behavior 
on the Si surface by XPS, which means that an atomic layer of n-type dopant has been 
achieved on Si by the VPD technique. At this moment, our results clearly show that the 
strong point of the VPD approach is the control of the amount of n-type dopant on the Si 
substrate without any damage in the structure. For the n-type atomic layer doping with 




 at the heterointerface in the Si-
cap/P/Si-substrate layer stack was achieved. In the case of Si-cap/As/Si-substrate layer 
stacks, we have observed a strong segregation effect during the Si-cap growth compared 





thin cap layer of Si or SiO2 grown at low temperature will be needed prior to the drive-in 
anneal.  
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